TIME-FINITE IMPULSE RESPONSE DIGITAL FILTER BASED ON THE TIME DIFFERENCES
DOI:
https://doi.org/10.59277/RRST-EE.2025.2.11Keywords:
Frequency locked loop, Digital filter, Phase locked loop, Digital circuit, Discrete linear systemAbstract
This work describes one model of the time-finite impulse response (FIR) digital filter whose output is based on the time differences between the input and output periods. It is intended for the filtering of the pulse signal periods. The filter is a linear, discrete system that functions as a frequency locked loop (FLL). The output correction is performed once per period. The specific properties of the FLL are described, thanks to which it is suitable to be adapted to function as a time-FIR either low-pass or high-pass digital filter. The procedure for adjusting the fourth-order FLL into the Time-FIR digital filter is presented. Mathematical analyses were performed using the Z-transform. The system’s operation was simulated. For analysis in the frequency domain, the theory and the corresponding MATLAB software packages, intended for the development of the classical FIR digital filters, were used. The properties of the fourth-order FLL, as well as the filtering abilities of the developed Time-FIR digital filter, are demonstrated in the time and frequency domains.
References
(1) Dj.M. Perišić, Generalization of the time infinite impulse response digital filters, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 69, 3, pp. 327–322 (2024).
(2) Dj.M. Perišić, New kind of Ifinite impulse response digital filters intended for pulse signal periods, evenechn. – Électrotechn. et Énerg., 69, 2, pp. 61–66 (2024).
(3) Dj.M. Perišić, Digital filters intended for pulse signal periods, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 67, 2, pp. 161–166 (2022).
(4) Dj.M. Perišić, Frequency locked loops of the third and higher order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 66, 4, pp. 261–266 (2021).
(5) Dj.M. Perišić, M. Perišić, D. Mitić, M. Vasić, Time recursive frequency locked loop for the tracking applications, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 62, 2, pp. 195–203 (2015).
(6) Dj.M. Perišić, A. Zorić, M. Perišić, V. Arsenović, Lj. Lazić, Recursive PLL based on the Measurement and Processing of Time, Electronics and Electrical Engineering, 20, 5, pp. 33–36 (2014).
(7) Dj.M. Perišić, A. Zorić, M. Perisić, D. Mitić, Analysis and Application of FLL based on the Processing of the Input and Output Periods, Automatika, 57, 1, pp. 230–238 (2016).
(8) Dj.M. Perišić, M. Bojović, Multipurpose time recursive PLL, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 61, 3, pp. 283–288 (2016).
(9) Dj.M. Perišić, M. Perišić, S. Rankov, Phase shifter based on a recursive Phase Locked Loop of the second order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 59, 4, pp. 391–400 (2014).
(10) Dj.M. Perišić, A. Zorić, Dj. Babić, Dj. Perišić, Decoding and Prediction of Energy State in Consumption Control, Rev. Roum. Sci. Techn. – Electrotechn. et Energ., 58, 3, pp. 263–272 (2013).
(11) W.C. Lindsey, C.M. Chie, A survey of digital phase-locked loops, Proceedings of the IEEE, 69, 4, pp. 410-431 (1981).
(12) D. Jovcic, Phase locked loop system for FACTS, IEEE Transactions on Power Systems, 18, pp. 2185–2192 (2003).
(13) A.S.N. Mokhtar, B.B.I. Reaz, M. Maruffuzaman, M.A.M. Ali, Inverse park transformation using Cordic and phase-locked loop, Rev. Roum. Sci. Techn.-Electrotechn. Et Energy, 57, 4, pp. 422–431 (2012).
(14) C.C. Chung, An all-digital phase-locked loop for high speed clock generation, IEEE Journal of Solid-State Circuits, 38, Issue 2, pp. 347-359 (2003).
(15) F. Amrane, A. Chaiba, B.E. Babes, S. Mekhilef, Design and implementation of high-performance field-oriented control for grid-connected doubly fed induction generator via hysteresis rotor current controller, Rev. Roum. Sci. Techn. Et Energy., 61, 4, pp. 319–324 (2016).
(16) M. Büyük, M. İnci, M. Tümay, Performance comparison of voltage sag/swell detection methods implemented in custom power devices, Rev. Roum. Sci. Techn. – Electrotechn. et Energ., 62, 2, pp. 129–133 (2017).
(17) L. Joonsuk, B. Kim, A low noise fast-lock phase-locked loop with adaptive bandwidth control- solid-state circuit, IEEE Journal, 35, 8, pp. 1137–1145 (2000).
(18) D. Abramovitch, Phase-locked loops: a control centric tutorial, American Control Conference-2002, 1, pp. 1–15 (2002).
(19) R. Vich, Z Transform Theory and Application (Mathematics and Applications), Springer (1987).
(20) S.W. Smith, Digital Signal Processing, California Technical Publishing (1999).
(21) G. Bianchi, Phase-Locked Loop Synthesizer Simulation, Nc-Hill, Inc. (2005).
(22) W.F. Egan, Phase-Lock Basics, John Wiley and Sons (2008).
(23) B.D. Talbot, Frequency Acquisition Techniques for PLL, Wiley-IEEE Press (2012).
(24) C.B. Fledderman, Introduction to Electrical and Computer Engineering, Prentice Hall (2002).
(25) M. Gardner, Phase Lock Techniques, Wiley-Interscience (2005).
(26) S. Winder, Analog and Digital Filter Design, Elsevier Inc. (2002).
Downloads
Published
Issue
Section
License
Copyright (c) 2025 REVUE ROUMAINE DES SCIENCES TECHNIQUES — SÉRIE ÉLECTROTECHNIQUE ET ÉNERGÉTIQUE
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
