TIME-FREQUENCY LOCKED LOOPS INTENDED FOR THE TRACKING OF THE PULSE SIGNAL PERIODS
DOI:
https://doi.org/10.59277/RRST-EE.2026.1.20Keywords:
Time-based frequency locked loop, Tracking, Digital circuit, Discrete linear system, Time-based digital filterAbstract
This article describes the theory of the time-based frequency-locked loop (TFLL), intended for tracking the input signal periods, which change extremely rapidly. They are based on the processing of the input signal periods. The described algorithm, when appropriately implemented, can also be applied to track and predict any physical variable in real time, provided that the pulse signal period is replaced with periodic data from the physical variable. The paper presents a mathematical procedure for determining optimal system parameters for tracking rapidly changing periods. Since this mathematical procedure is very lengthy for higher-order systems, the paper focuses on a new abbreviated analysis method based on a tabular approach. This approach has not been described in the literature so far. Mathematical analyses in the time domain were performed using the Z transformation. Simulation of the system operation was carried out. For frequency-domain analysis, the theory of FIR digital filters and the corresponding MATLAB software were used. The system's tracking capabilities are demonstrated in the time and frequency domains.
References
(1) Dj.M. Perišić, Generalization of the time infinite impulse response digital filters, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 69, 3, pp. 327–332 (2024).
(2) Dj.M. Perišić, New kind of IIR digital filters intended for pulse period filtering, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 69, 1, pp. 61–66 (2024).
(3) Dj.M. Perišić, Digital filters intended for pulse signal periods, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 67, 2, pp. 161–166 (2022).
(4) Dj.M. Perišić, Frequency locked loops of the third and higher order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 66, 4, pp. 261–266 (2021).
(5) Dj.M. Perišić, M. Perišić, D. Mitić, M. Vasić, Time recursive frequency locked loop for the tracking applications, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 62, 2, pp. 195–203 (2015).
(6) Dj.M. Perišić, A. Zorić, M. Perišić, V. Arsenović, Lj. Lazić, Recursive PLL based on the measurement and processing of time, Electronics and Electrical Engineering, 20, 5, pp. 33–36 (2014).
(7) Dj.M. Perišić, A. Zorić, Ž. Gavrić, N. Danilović, Digital circuit for the averaging of the pulse periods, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 63, 3, pp. 300–305 (2018).
(8) Dj.M. Perišić, A. Zorić, M. Perišić, D. Mitić, Analysis and application of FLL based on the processing of the input and output periods, Automatika, 57, 1, pp. 230–238 (2016).
(9) Dj.M. Perišić, M. Bojović, Multipurpose time recursive PLL, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 61, 3, pp. 283–288 (2016).
(10) Dj.M. Perišić, M. Perišić, S. Rankov, Phase shifter based on a recursive phase locked loop of the second order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 59, 4, pp. 391–400 (2014).
(11) Dj.M. Perišić, A. Zorić, Dj. Babić, Dj.Dj. Perišić, Decoding and prediction of energy state in consumption control, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 58, 3, pp. 263–272 (2013).
(12) D. Jovčić, Phase locked loop system for FACTS, IEEE Transactions on Power Systems, 18, pp. 2185–2192 (2003).
(13) A.S.N. Mokhtar, B.B.I. Reaz, M. Maruffuzaman, M.A.M. Ali, Inverse park transformation using CORDIC and phase-locked loop, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 57, 4, pp. 422–431 (2012).
(14) C.C. Chung, An all-digital phase-locked loop for high speed clock generation, IEEE Journal of Solid-State Circuits, 38, 2, pp. 347–359 (2003).
(15) F. Amrane, A. Chaiba, B.E. Babes, S. Mekhilef, Design and implementation of high performance field oriented control for grid-connected doubly fed induction generator via hysteresis rotor current controller, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 61, 4, pp. 319–324 (2016).
(16) M. Büyük, M. İnci, M. Tümay, Performance comparison of voltage sag/swell detection methods implemented in custom power devices, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 62, 2, pp. 129–133 (2017).
(17) L. Joonsuk, B. Kim, A low noise fast-lock phase-locked loop with adaptive bandwidth control, IEEE Journal of Solid-State Circuits, 35, 8, pp. 1137–1145 (2000).
(18) D. Abramovitch, Phase-locked loops: a control centric tutorial, American Control Conference, vol. 1, pp. 1–15 (2002).
(19) R. Vich, Z transform theory and application, 1st ed., Springer (1987).
(20) S.W. Smith, Digital signal processing, 2nd ed., California Technical Publishing (1999).
(21) G. Bianchi, Phase-locked loop synthesizer simulation, McGraw-Hill, New York (2005).
(22) W.F. Egan, Phase-lock basics, 2nd ed., John Wiley & Sons (2008).
(23) B.D. Talbot, Frequency acquisition techniques for PLL, Wiley-IEEE Press (2012).
(24) C.B. Fledderman, Introduction to electrical and computer engineering, Prentice Hall (2002).
(25) M. Gardner, Phase lock techniques, Wiley-Interscience, Hoboken (2005).
(26) S. Winder, Analog and digital filter design, 2nd ed., Elsevier (2002).
Downloads
Published
Issue
Section
License
Copyright (c) 2026 REVUE ROUMAINE DES SCIENCES TECHNIQUES — SÉRIE ÉLECTROTECHNIQUE ET ÉNERGÉTIQUE
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
