A NOVEL FAULT TOLERANT ASYMMETRICAL 21-LEVEL INVERTER TOPOLOGY WITH REDUCED COMPONENTS
DOI:
https://doi.org/10.59277/RRST-EE.2023.68.2.14Keywords:
Multilevel Inverter, Fault tolerant, Nearest voltage level algorithm, Total harmonic distortion, 21-levelAbstract
The foremost objective of this work is to propose a fault-tolerant (FT) asymmetrical 21-level inverter with minimal power semiconductor switches and voltage sources. The topology of the proposed inverter is to produce high voltage levels with low harmonic content and minimize electromagnetic interference (EMI) in the system. Meanwhile, the novelty has been proved by a detailed comparison between the suggested multilevel inverter (MLI) and recently introduced topologies using several components such as switches, capacitors, sources, gate driving circuits, total standing voltage (TSV), component count per level and cost function. Additionally, the flexible circuit connection between sources, switches, and loads provides the alternative configuration for 21-level MLI to operate as a 9-level and 7-level MLI topology, ensuring FT capability during the failure of specific sources and switches. The nearest voltage level (NVL) algorithm technique produces gate driver signals for the switches, which generate high-quality waveform compared to other pulse width modulation (PWM) techniques. A simulation model is designed to support the simulation results using MATLAB/Simulink software and hardware implementation. The results are analyzed under different combinations of linear and nonlinear loads. In both simulation and experiment, the evaluated parameter values show good performance concerning other structures, and total harmonic distortion (THD) is less than 5 % as per IEE519 standards.
References
(1) D. Beriber, A. Talha, A. Kouzou, A. Guichi, F. Bouchafaa, Multilevel inverter for grid-connected photovoltaic systems, Revue RoumaineDes Sciences Techniques Serie Electrotechnique et Energetique, 67, 2, pp. 531–536 (2022).
(2) P.S. Sikder, N. Pal, K.S. Patro, A modeling of a stand-alone solar photo-voltaic system for rural electrification purposes, Revue RoumaineDes Sciences Techniques Serie Electrotechnique et Energetique, 64, 3, pp. 241–246 (2019).
(3) Pranoy Roy, Jiangbiao He, Tiefu Zhao, Yash veer Singh, Recent Advances of Wind-Solar Hybrid Renewable Energy Systems for Power Generation: A Review, IEEE Open Journal of the Industrial Electronics Society, 3, 2, pp. 81–104 (2022).
(4) V. Rathore, K.B. Yadav, Experimental analysis of multilevel inverter-fed six-phase induction motor for high-power applications, Revue RoumaineDes Sciences Techniques Serie Electrotechnique et Energetique, 67, 4, pp. 389–394 (2022).
(5) D. Ragul, V. Thiyagarajan, Modified modular multilevel inverter topology for photovoltaic applications, IEEE International Conference on Computer, Power and Communications, ICCPC 2022 - Proceedings, pp. 531–536 (2022).
(6) B. Anton, A. Florescu, L. A. Perisoara, A. Vasile, R.C. Constantinescu, S.G. Rosu, Methods of maximizing power efficiency for hybrid vehicles. Revue RoumaineDes Sciences Techniques Serie Electrotechnique et Energetique, 64, 1, pp. 57–62 (2019).
(7) C.H.T. Lee, W. Hua, T. Long, C. Jiang, A critical review of emerging technologies for electric and hybrid vehicles. IEEE Open Journal of Vehicular Technology, 2, 10, pp. 471–485 (2021).
(8) A. Poorfakhraei, M. Narimani, A. Emadi, A review of multilevel inverter topologies in electric vehicles: current status and future trends, IEEE Open Journal of Power Electronics, 2, 3, pp. 155–170 (2021).
(9) M. Trabelsi, H. Vahedi, H, H. Abu-Rub, Review on single-dc-source multilevel inverters: topologies, challenges, industrial applications, and recommendations. IEEE Open Journal of the Industrial Electronics Society, 2, 3, pp. 112–127 (2021).
(10) R. Mali, N. Adam, A. Satpaise, A.P. Vaidya, Performance comparison of two-level inverter with classical multilevel inverter topologies, IEEE International Conference on Electrical, Computer and Communication Technologies, pp. 150-158 (2019).
(11) V. Thiyagarajan, P. Somasundaram, New asymmetric 21-level Inverter with reduced number of switches, The Journal of Engineering Research, 16, 1, pp. 18–27 (2019).
(12) V. Thiyagarajan, P. Somasundaram, Design of new symmetrical nine-level inverter with reduced number of switches, Revue RoumaineDes Sciences Techniques Serie Electrotechnique et Energetique, 63, 2, pp. 196–201 (2018).
(13) S. Sabyasachi, V. B. Borghate, and S. K. Maddugari, A 21-level bipolar single-phase modular multilevel inverter, Journal of Circuits, Systems and Computers, 29, 1, pp. 2050004 (2020).
(14) D. Prasad, C. Dhanamjayulu, Reduced voltage stress asymmetrical multilevel inverter with optimal components. IEEE Access, 10, 5, pp. 53546–53559 (2022).
(15) S. T. Meraj, N. Z. Yahaya, K. Hasan, and A. Masaoud, A hybrid T-type (HT-type) multilevel inverter with reduced components, Ain Shams Engineering Journal, 10, 2, pp. 19591971 (2021).
(16) M. Bhavani, P.S. Manoharan, A novel 21-level switched capacitor modular multilevel inverter using gray wolf optimization, Journal of Electrical Engineering and Technology, 17, 3, pp. 283–294 (2022).
(17) D. Kumar, R.K. Nema, S. Gupta, Development of a novel fault-tolerant reduced device count T-type multilevel inverter topology, International Journal of Electrical Power and Energy Systems, 132, 5, pp.107185 (2021).
(18) S.Z. Xu, C.J. Wang, Y. Wang, An improved fault-tolerant control strategy for high-power ANPC three-level inverter under short-circuit fault of power devices. IEEE Access, 7, 3, pp.55443–55457 (2019).
