ANALYSIS OF THE TIME-FREQUENCY LOCKED LOOPS USING TABLES - PART 1
DOI:
https://doi.org/10.59277/RRST-EE.2026.2.16Keywords:
Frequency locked loop (FLL), Digital filter, Phase locked loop (PLL), Digital circuit, Discrete linear systemAbstract
Time-frequency locked loops (Time-FLL) are linear discrete systems based on the processing of the input signal periods. This article describes one tabular approach to analyzing Time-FLL. This tabular method of analysis enables the complete escaping of a very long mathematical procedure. The approach is presented in the tracking and prediction applications of Time-FLLs, but it can also be used in its other applications, for instance, in digital filtering of the input periods, noise suppression, and others. This approach can also be applied to any linear discrete system. The paper first presents a mathematical procedure for analyzing systems of the lowest order. Based on these results, the table approach was discovered and extended up to Time-FLLs of the tenth order. The table can be simply extended to the Time-FLL of any order. Mathematical analysis and time-domain simulation were performed, along with frequency-domain analysis. To prove the correctness of the tabular approach, the properties of the third-order Time-FLL3 and the seventh-order Time-FLL7 are demonstrated in the time and frequency domains.
References
(1) Dj.M. Perišić, Generalization of the time infinite impulse response digital filters, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 69, 3, pp. 327–332 (2024).
(2) Dj.M. Perišić, New kind of IIR digital filters intended for pulse period filtering, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 69, 1, pp. 61–66 (2024).
(3) Dj.M. Perišić, Digital filters intended for pulse signal periods, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 67, 2, pp. 161–166 (2022).
(4) Dj.M. Perišić, Frequency locked loops of the third and higher order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 66, 4, pp. 261–266 (2021).
(5) Dj.M. Perišić, Time-FLLs intended for the tracking of the pulse signal periods, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg. (2025), under review.
(6) Dj.M. Perišić, A. Zorić, Ž. Gavrić, N. Danilović, Digital circuit for the averaging of the pulse periods, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 63, 3, pp. 300–305 (2018).
(7) Dj.M. Perišić, M. Perišić, D. Mitić, M. Vasić, Time recursive Frequency Locked Loop for the tracking applications, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 62, 2, pp. 195–203 (2015).
(8) Dj.M. Perišić, A. Zorić, M. Perišić, V. Arsenović, Lj. Lazić, Recursive PLL based on the measurement and processing of time, Electronics and Electrical Engineering, 20, 5, pp. 33–36 (2014).
(9) Dj.M. Perišić, A. Zorić, M. Perišić, D. Mitić, Analysis and application of FLL based on the processing of the input and output periods, Automatika, 57, 1, pp. 230–238 (2016).
(10) Dj.M. Perišić, M. Bojović, Multipurpose Time Recursive PLL, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 61, 3, pp. 283–288 (2016).
(11) Dj.M. Perišić, M. Perišić, S. Rankov, Phase shifter based on a recursive Phase Locked Loop of the second order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 59, 4, pp. 391–400 (2014).
(12) Dj.M. Perišić, A. Zorić, Dj. Babić, Dj.Dj. Perišić, Decoding and prediction of energy state in consumption control, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 58, 3, pp. 263–272 (2013).
(13) D. Jovcic, Phase locked loop system for FACTS, IEEE Transactions on Power Systems, 18, pp. 2185–2192 (2003).
(14) A.S.N. Mokhtar, B.B.I. Reaz, M. Maruffuzaman, M.A.M. Ali, Inverse park transformation using Cordic and Phase-Locked Loop, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 57, 4, pp. 422–431 (2012).
(15) C.C. Chung, An all-digital phase-locked loop for high speed clock generation, IEEE Journal of Solid-State Circuits, 38, 2, pp. 347–359 (2003).
(16) F. Amrane, A. Chaiba, B.E. Babes, S. Mekhilef, Design and implementation of high performance field oriented control for grid-connected doubly fed induction generator via hysteresis rotor current controller, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 61, 4, pp. 319–324 (2016).
(17) M. Büyük, M. İnci, M. Tümay, Performance comparison of voltage sag/swell detection methods implemented in custom power devices, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 62, 2, pp. 129–133 (2017).
(18) L. Joonsuk, B. Kim, A low noise fast-lock phase-locked loop with adaptive bandwidth control, IEEE Journal of Solid-State Circuits, 35, 8, pp. 1137–1145 (2000).
(19) D. Abramovitch, Phase-locked loops: a control-centric tutorial, American Control Conference, 1, pp. 1–15 (2002).
(20) R. Vich, Z Transform Theory and Application, Mathematics and Applications, Springer (1987).
(21) S.W. Smith, Digital Signal Processing, 2nd ed., California Technical Publishing (1999).
(22) G. Bianchi, Phase-Locked Loop Synthesizer Simulation, McGraw-Hill (2005).
(23) W.F. Egan, Phase-Lock Basics, 2nd ed., John Wiley and Sons (2008).
(24) S.H. Mneney, An Introduction to Digital Signal Processing, River Publishers ApS (2008).
(25) B.D. Talbot, Frequency Acquisition Techniques for PLL, Wiley-IEEE Press (2012).
(26) C.B. Fledderman, Introduction to Electrical and Computer Engineering, Prentice Hall (2002).
(27) M. Gardner, Phase Lock Techniques, Wiley-Interscience (2005).
(28) S. Winder, Analog and Digital Filter Design, 2nd ed., Elsevier (2002).
Downloads
Published
Issue
Section
License
Copyright (c) 2026 REVUE ROUMAINE DES SCIENCES TECHNIQUES — SÉRIE ÉLECTROTECHNIQUE ET ÉNERGÉTIQUE
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
