FREQUENCY LOCKED LOOPS OF THE THIRD AND HIGHER ORDER

Authors

  • DJURDJE PERIŠIĆ Faculty of Information Technologies, Slobomir P University, Str. Pavlovića put 76, 76300 Slobomir Author

Keywords:

Frequency locked loops, Time non-recursive processing, Phase locked loop, Digital circuits

Abstract

This work describes a new model of Frequency Locked Loop (FLL) with three outputs, which is based on the time measurement and non-recursive processing of the input periods only. FLL is a linear discrete system of the third order. All mathematical analyzes were performed using the Z transform approach. The general form of difference equation, describing FLL of any order, is developed and compared with the corresponding difference equation of digital filters. Analysis of FLL was performed in the time and frequency domain.  It was shown, that the Matlab tools, dedicated to FIR (Finite Impulse Response) digital filters, can be used for the analysis of FLL in the frequency domain. FLL is very fast. Depending on the choice of the system parameters, FLL can be used for the tracking and predicting applications, digital filtering of pulse periods, as well as in the applications of FLL which require short transient time. Computer simulation of FLL in the time domain is made to enable precise insight into the FLL properties.

References

(1) Dj.M. Perisic, V. Petrovic, B. Kovacevic, Frequency locked loop based on the time nonrecursive processing, Engineering, Technology & Applied Science Research, 8, 5, pp. 3450-3455 (2018).

(2) Dj.M. Perisic, M. Bojovic, Application of time recursive processing for the development of the time/phase shifter, Engineering, Technology & Applied Science Research, 7, 3, pp. 1582-1587 (2017).

(3) Dj.M. Perisic, A. Zoric, M. Perisic, V. Arsenovic, Lj. Lazic, Recursive PLL based on the measurement and processing of time, Electronics and Electrical Engineering, 20, 5, pp. 33-36 (2014).

(4) Dj.M. Perisic, A. Zoric, M. Perisic, D. Mitic, Analysis and Application of FLL based on the processing of the input and output periods, Automatika, 57, 1, pp. 230–238 (2016).

(5) Dj.M Perisic, M. Bojovic, Multipurpose time recursive PLL, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 61, 3, pp. 283-288 (2016).

(6) Dj.M Perisic, M. Perisic, S. Rankov, Phase Shifter based on a recursive Phase Locked Loop of the second order, Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., 59, 4, pp. 391–400, (2014).

(7). Dj.M. Perisic, A. Zoric, Dj. Babic, Dj. Perisic, Decoding, and prediction of energy state in consumption control, Rev. Roum. Sci. Techn. – Electrotechn. et Energ., 58, 3, pp. 263–272 (2013).

(8) Dj.M. Perisic, A. Zoric, S. Obradovic, P. Spalevic, Application of frequency locked loop in consumption peak load control, Electrical Review, R.88 NR 1b, pp. 264-267 (2012).

(9) Dj.M. Perisic, A. Zoric, S. Obradovic, Dj. Perisic, FLL as digital period synthesizer based on binary rate multiplier control, Electrical Review, R.89 NR 1a /2013, pp. 145-148 (2013).

(10) D. Jovcic, Phase-locked loop system for FACTS, IEEE Transaction on Power System, 18, pp. 2185-2192 (2003).

(11) A.S.N. Mokhtar, B.B.I. Reaz, M. Maruffuzaman, M.A.M. Ali, Inverse park transformation using cordic and phase-locked loop, Rev. Roum. Sci. Techn. – Electrotechn. Et Energy., 57, 4, pp. 422-431 (2012).

(12) C.C. Chung, An all-digital phase-locked loop for high-speed clock generation, IEEE Journal of Solid-State Circuits, 38, 2, pp. 347-359 (2003).

(13) F. Amrane, A. Chaiba, B.E. Babes, S. Mekhilef, Design and implementation of high-performance field-oriented control for grid-connected doubly fed induction generator via hysteresis rotor current controller, Rev. Roum. Sci. Techn. – Electrotechn. Et Energy., 61, 4, pp. 319–324 (2016).

(14) M. Büyük, M. İnci, M. Tümay, Performance comparison of voltage sag/swell detection methods implemented in custom power devices, Rev. Roum. Sci. Techn. – Electrotechn. et Energ., 62, 2, pp. 129–133 (2017).

(15) L. Joonsuk, B. Kim, A low noise fast-lock phase-locked loop with adaptive bandwidth control-Solid-State Circuit, IEEE Journal, 35, 8, pp. 1137-1145 (2000).

(16) D. Abramovitch, Phase-locked loops: a control centric tutorial, Proc. of American Control Conference-2002, Proceedings, 1, pp. 1-15 (2002).

( 17) R. Vich, Z Transform Theory and Application (Mathematics and Applications), Ed. Springer (1987-first edition).

(18) G. Bianchi, Phase-Locked Loop Synthesizer Simulation, Nc-Hill, Inc. New York, USA (2005).

(19) B.D. Talbot, Frequency Acquisition Techniques for PLL, Wiley-IEEE Press (2012).

( 20) C.B. Fledderman, Introduction to Electrical and Computer Engineering, Prentice Hall (2002).

( 21) M. Gardner, Phase lock techniques, Hoboken, Wiley-Interscience (2005).

( 22) S. Winder, Analog and Digital Filter Design (second edition), Elsevier (2002).

Downloads

Published

06.01.2022

Issue

Section

Électronique et transmission de l’information | Electronics & Information Technology

How to Cite

FREQUENCY LOCKED LOOPS OF THE THIRD AND HIGHER ORDER. (2022). REVUE ROUMAINE DES SCIENCES TECHNIQUES — SÉRIE ÉLECTROTECHNIQUE ET ÉNERGÉTIQUE, 66(4), 261-266. https://journal.iem.pub.ro/rrst-ee/article/view/47