A. BOSE and S. NAGARAJAN, “HYBRID PNN-PPN 10T SRAM AND LCTS FOR LEAKAGE REDUCTION IN VLSI”, RRST-EE, vol. 70, no. 3, pp. 355–360, Aug. 2025, doi: 10.59277/RRST-EE.2025.3.12.