[1]
“DESIGN CONSIDERATIONS FOR A HIGH TEMPERATURE SUPERCONDUCTOR FAULT CURRENT LIMITER”, RRST-EE, vol. 70, no. 2, pp. 199–204, Jun. 2025, doi: 10.59277/RRST-EE.2025.2.8.