(1)
HYBRID PNN-PPN 10T SRAM AND LCTS FOR LEAKAGE REDUCTION IN VLSI. RRST-EE 2025, 70 (3), 355-360. https://doi.org/10.59277/RRST-EE.2025.3.12.