A NOVEL FAULT-TOLERANT GENERALIZED SYMMETRICAL TOPOLOGY FOR RENEWABLE ENERGY AND ELECTRIC VEHICLE APPLICATIONS

DURAISAMY RAGUL¹, VENKATRAMAN THIYAGARAJAN²

Keywords: Multilevel inverter (MLI); 13-level; 25-level; Fault-tolerant; Total harmonic distortion (THD).

Multilevel inverters are a versatile and powerful technology for applications such as motor drives, high voltage direct current transmission (HVDC), renewable energy systems, and grid-connected applications. As the demand for high-quality, clean energy and low distortion continues to grow, multilevel inverters are preferred over traditional square wave inverters. This paper proposes a generalized 13-level symmetrical topology to meet the power quality requirements. It consists of six DC sources and twelve semiconductor devices. Further, the topology has cascaded to increase the number of levels, but the cost and circuit complexity increase with the number of units. The gate pulses for switches are produced by the nearest-level modulation technique. The performance comparison of the topology with recent literature provides comprehensive information about the novelty of the configuration. The MLI performance parameters are number of switches, number of gates driving circuits, total harmonic distortion (THD), cost function per level (CCPL), total standing voltage (TSV), and efficiency (η). MATLAB/Simulink investigates the proposed topology, and further, to validate its simulation output, the hardware prototype model has been implemented in the laboratory.

1. **INTRODUCTION**

Multilevel inverter (MLI) is crucial for modern technologies such as renewable energy and electrical vehicle applications. Unlike traditional two-level inverters that switch between positive and negative voltage levels, MLI can produce AC waveforms with multiple voltage levels, resulting in smoother output waveforms and reduced voltage distortion. It led to various benefits, including improved efficiency, reduced electromagnetic interference, and compatibility with sensitive electronic devices [1]. The rapid advancements in renewable energy technology have led to increasingly sophisticated and efficient multilevel inverters that play a vital role in harnessing and integrating renewable energy into our electricity systems [2,3]. A renewable energy MLI is a power electronic device that converts direct current (DC) electricity from renewable energy sources, such as solar panels or wind turbines, into high-quality alternating current (AC) electricity suitable for residential, commercial, and industrial applications. It also offers other benefits, such as voltage regulation, maximum power point tracking (MPPT), monitoring and communication, grid interaction, and island protection for power systems [4]. Multilevel inverters are also used in electric vehicles (EVs). EVs need a high-power inverter to convert the DC power from the battery to the AC power required by the electric motor. It is important to note that designing and implementing multilevel inverters can be more complex than traditional inverters due to the increased number of components and control strategies involved. Even though their benefits in terms of improved output waveform quality, lower switching losses, higher efficiency, higher power density, and harmonic reduction make them attractive options for highpower and grid-connected renewable energy systems. Modular multilevel inverter is typically preferred for renewable energy and electrical vehicle applications. It comprises several smaller inverters, each producing a single voltage level [5]. The smaller inverters are then connected to make a multilevel output voltage. Modular multilevel inverters are the most complex type of multilevel inverter, but they offer the highest efficiency and lowest switching losses. Many companies manufacture multilevel inverters

[6]. Some of the most well-known companies are ABB, Siemens, Schneider Electric, Yaskawa, Fuji Electric, Mitsubishi Electric, Toshiba Energy Systems & Solutions Corporation, *etc*. Based on the discussion and challenges, the paper's central focus is designing a novel symmetrical modular MLI topology with a minimum number of components. In this paper [7], the 13-level symmetrical topology is designed using 12 switches, two sources, and four capacitors. It became more complex due to voltage balancing issues. The topology proposed in [8] consists of 1 source, three capacitors, and 16 switches to generate 13-level waveforms. More switches are needed, so the cost has increased. The generalized 13-level topology has been proposed for solar energy sources, fuel cells, and batterybacked electric vehicle applications [9]. The circuit suggested [10] consists of 13 switches, three diodes, three capacitors and one source. The 13-level single-phase AC output voltage has achieved a voltage gain of six by utilizing a single DC source, 14 switches, three capacitors, and one diode in the proposed converter [11]. It employs a single source and produces a 13-level waveform by utilizing only 14 switches, two diodes, and four capacitors.

The other recently proposed 13-level individual or generalized topologies are discussed [12–16]. Based on the discussion, a novel generalized 13-level symmetrical MLI has been proposed to overcome the challenges based on recently introduced topologies. This paper subdivides into the following manner. Section 1 discusses the need for MLI and the demerits of the already proposed circuits. section-2 shows the current flow path of 13-level symmetrical topology and its switching states. Section 3 analyses the output of the generalized circuit and provides the general equations. Section 4 illustrates the simulation output of topology under different load conditions, such as R and RL loads. Section 5 implements the hardware prototype model and validates its simulation results. Section 6 concludes the work.

2. **PROPOSED MLI TOPOLOGY**

The topology of the proposed 13-level symmetrical MLI unit is illustrated in Fig. 1

^{1,2} Sri Sivasubramaniya Nadar College of Engineering, Kalavakkam, Anna University, Chennai, India. E-mails: raguld@ssn.edu.in, thiyagarajanv@ssn.edu.in

Fig. 1 – Topology circuit of proposed 13-level symmetrical MLI

This unit comprises six symmetrical DC sources (V₁=20V), 12 power semiconductor switches (S_1-S_{12}) , and 12 gate driving circuits. It can generate a 13-level stepped waveform that imitates the desired sinusoidal waveform with the help of a minimum number of symmetrical DC sources and switches. The switching pulses for power devices are generated by the nearest voltage level modulation (NVL) technique. It is connected to different combinations of R and RL loads to analyze the THD value. Table 1 shows the switching states of IGBT with various combinations of on and off-gating pulses to synthesize zero, positive, and negative voltage levels across the load. The different operating modes of the proposed MLI by activating the other combination of switches are explained.

Mode	Voltage	S_1	S_2	S_3	S_4	S_5	S_6	S_7	S_8	S_9	S_{10}	S_{11}	\mathbf{S}_{12}
1	V	$\mathbf{0}$	$\mathbf{0}$	$\overline{0}$	$\mathbf{0}$	1	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\boldsymbol{0}$	1	$\mathbf{0}$
$\overline{2}$	2V	$\mathbf{0}$	1	$\mathbf{0}$	1	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$
3	3V	θ	1	$\overline{0}$	1	1	θ	$\mathbf{0}$	θ	1	$\mathbf{0}$	$\mathbf{0}$	1
$\overline{4}$	4V	1	$\mathbf{0}$	$\overline{0}$	1	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	1
5	5V	$\mathbf{1}$	$\mathbf{0}$	$\overline{0}$	1	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	1
6	6V	1	$\mathbf{0}$	$\overline{0}$	1	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	1	$\mathbf{0}$
7	$\overline{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$
8	-V	θ	θ	$\overline{0}$	$\mathbf{0}$	$\mathbf{1}$	θ	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1
9	$-2V$	1	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	$\overline{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$
10	$-3V$	1	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	1	$\mathbf{0}$	$\mathbf{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	1
11	$-4V$	1	θ	θ	1	θ	1	$\mathbf{1}$	θ	$\mathbf{0}$	$\mathbf{0}$	1	θ
12	$-5V$	$\mathbf{1}$	$\mathbf{0}$	$\overline{0}$	1	$\overline{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1
13	$-6V$	1	$\mathbf{0}$	$\overline{0}$	1	$\overline{0}$	1	$\mathbf{0}$	1	$\mathbf{0}$	$\overline{0}$	$\boldsymbol{0}$	1

Mode 01: The switches S_5 , S_7 , and S_{11} are powered ON to connect the one DC source through the current path $(V-S₅-$ Load-S11-S7) for providing the V across the load

Mode 04: The current path (V-V-V-S₁-V-S₅-Load-S₁₂-S₉-V-S₄) is formed by powering the switches S_1 , S_5 , S_{10} , and S_4

to create the positive voltage level 4V for the load.

Fig. 2 – Current flow path for different modes; (a) mode 1-(V) (b) mode 4-(4V) (c) mode 10-(-3V) (d) mode 12-(-5V).

Mode 10: In this configuration, the switches S₁, S₆, S₇, and S₁₂ are turned on to provide the route for load through the current path (V-V-S₁-S₇-V-S₁₁-S₁₂-Load-S₆-S₃).

Mode 12: The load voltage is -5V. Fig () shows the current flow path $(V-V-V-S₁-S₇-V-S₁₂-LOAD-S₆-V-S₄)$, which is obtained by turning on the switches S_1 , S_4 , S_6 , S_7 , S_{12} .

3. **GENERALISED MLI TOPOLOGY**

Figure 3 shows the proposed fundamental 13-level symmetrical MLI unit modified as a 2-module generalized circuit. The negative load terminal of module 1 is connected to the positive load terminal of module 2. The load is connected between the positive load terminal of module 1 and the negative load terminal of module 2. It can generate 25-level step waveforms with the help of 24 switches and 12 sources.

Fig. 3 – Proposed 2 module 25-level inverter.

Hence, the total harmonic distortion (THD) is diminished by increasing the levels. In the same way, a higher number of level waveforms can be produced by connecting the "n" module in series. The mathematical generalized equation can be developed for topology parameters based on the number of modules (n):

The number of DC sources $(N_{DC}) = 6n$, (1)

The number of unidirectional switches $(N_{\text{SU}}) = 10n, (2)$

The number of bidirectional switches $(N_{SB}) = 2n$, (3)

The number of gates driving circuits $(N_{GD}) = 12n$, (4) The number of voltage levels $(N) = 12n+1$. (5)

$$
f_{\rm{max}}(x)=\frac{1}{2}x
$$

4. **FAULT-TOLERANT CAPABILITY OF MLI**

The fault-tolerant capability of the proposed 11-level topology can be verified by the failure of DC sources[17,18]. The other possible faults are failure of switches, gate driving circuits, and disconnection due to thermal heating. However, this section analyzes the fault in DC sources and its impacts on output voltage levels. The 13-level MLI output is reduced to an 11-level voltage output due to the failure of any one source. Similarly, the 9-level production is generated by the failure of two DC sources. Then, 7-level MLI is produced by the failure of three DC sources.

Further, it generates 5-level MLI by failing four DC sources, and the failure of five DC sources produces 3-level MLI. However, the harmonic distortion keeps increasing when reducing voltage levels. The switching states for 11 level MLI are shown in Table 2. MATLAB/Simulink further verifies it, displaying results in the simulation section.

Table 2 Switching states for 11-level MLI.

modes	S_1	S_2	S_3	S_4	S_5	S_6	S_7	S_8	S_9	S_{10}	S_{11}	S_{12}
$\mathbf{1}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\boldsymbol{0}$
\overline{c}	1	1	$\boldsymbol{0}$	1	1	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	1	$\boldsymbol{0}$	1
3	1	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{1}$	1	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	1	1	0
4	1	1	$\mathbf{0}$	$\mathbf{1}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{1}$	$\boldsymbol{0}$
5	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$
6	1		$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$
7	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1
8	1	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$	1	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1
9	1	$\overline{0}$	1	$\mathbf{0}$	$\mathbf{0}$	1	$\boldsymbol{0}$	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1
10	1	$\overline{0}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	1	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	1
11	1	$\boldsymbol{0}$	$\boldsymbol{0}$	1	$\boldsymbol{0}$	1	$\boldsymbol{0}$	1	$\mathbf{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	1

5. **COMPARISON ANALYSIS**

The parameters of the proposed topology are compared with those of recently published literature to prove its superiority in the symmetrical MLI domain [19]. The parameters are the number of DC sources (N_{DC}), number of semiconductor devices (Ns), number of gates driving circuits (NGD), component cost per level (CCpL), total standing voltage (TSV), cost function (CF) and efficiency(η). The comparison is also made in ratios such as N_{DC}/N_{L} , N_{GD}/N_{L} , and NS/NL to give an acceptable assessment and better understanding because different topology generates different levels. The component count per level (CCpL) is the ratio of the total number of components per level.

$$
CCpL = \frac{N_S + N_{GD} + N_D + N_C + N_{DC}}{N_L}.
$$
 (6)

Then, $TSV_{p,u}$ is another crucial factor that provides a fair comparison, defined as the ratio of TSV to the number of levels. The cost function (CF) per level is used to calculate the cost of devices needed to develop the proposed topology.

$$
CF = NS + NGD + ND + NC + \propto TSVp.u , \qquad (7)
$$

where α the weight coefficient factor is used to analyze the minimum (α =0.5) and maximum (α =1.5) importance of the number of components and total standing voltage (TSV). The CF/ NL gives a balanced approach for different-level topologies.

From Table 3, the proposed topology has better results regarding fewer devices and reduced cost, and it is preferred for renewable energy and electric drive applications.

Table 3

6. **SIMULATION RESULTS**

This section is dedicated to the simulation of the proposed 13-level MLI modeled by MATLAB/Simulink to demonstrate the effectiveness of topology under different load scenarios. It consists of 6 sources and 12 switches. The parameters values such as symmetrical voltage source = 20V, peak voltage magnitude (V_{peak}) = 120V, peak current magnitude (I_{peak}) = 12 A resistance (R) = 10 Ω , inductance $(L) = 100$ mH, fundamental frequency $(f) = 50$ Hz. The output voltage and current waveform for single module 13-level topology are shown in Fig. 4. The Fourier finite analysis (FFT) of total harmonic distortion (THD) for 13-level MLI is illustrated in Fig. 4.

Fig. 4 – Simulation results of 13-level MLI; (a) output voltage waveform (b) output current waveform for R = 10 Ω; (c) FFT analysis of output voltage waveform for $R = 10 \Omega$. (d) output current waveform for $R = 10 \Omega$ and $L =$ 100 mH; (e) FFT analysis of current waveform for $R = 10 \Omega$ and $L = 100$ mH.

Furthermore, the module is cascaded in series; the generalized configuration is implemented to increase the number of levels, which achieves a significant reduction of harmonics. The two-module, 25-level circuit configuration is discussed in this article. The voltage and current waveform for two modules 25-level topology are depicted in Fig. 5. The parameters values such as symmetrical voltage source $= 20 V$, peak voltage magnitude (V_{peak}) = 240 V, peak current magnitude $(I_{\text{peak}}) = 24$ A resistance $(R) = 10 \Omega$, inductance $(L) =$ 10mH, fundamental frequency (*f*) = 50 Hz. The THD waveform is shown in Fig. 5.

S. No

The fault-tolerant capability of the proposed topology is also proved by considering the failure of voltage sources. Due to single source failure, the single module 13-level inverter works as an 11-level inverter. It is demonstrated by voltage and current waveform are revealed in Fig. 6. The critical parameters are symmetrical voltage source = 20 V, peak voltage magnitude (*V*peak) = 100 V, peak current magnitude (I_{peak}) = 10A, resistance (R) = 10 Ω , fundamental frequency $(f) = 50$ Hz. The FFT analysis is shown in Fig. 6.

Fig. 6 – Simulation results of 11-level MLI; (a) output voltage waveform for $R = 10 \Omega$; (b) output current waveform for $R = 10 \Omega$; (c) FFT analysis of 11-level output voltage waveforms for $R = 10 \Omega$.

Table 4 includes detailed information on harmonic values

Table 5

7. **HARDWARE RESULTS**

An experiment hardware setup consists of six DC power sources (transformer, diode (UF5408), capacitor (4300 μF), 12 semiconductor switches (IRF460), 12 gate driver circuits (BD140), optocoupler (PC817), Arduino UNO controller, and loads). The hardware prototype model is shown in Fig.7.

Fig. 7 – Hardware prototype model of MLI.

The individual DC source value is 20V; therefore, the single module has step voltage and peak voltage are 20V and 120V. The 13-level module voltage waveform illustrates in Fig. 8.

Fig. 8 – Hardware result of 13-level MLI.

Similarly, the 25-level inverter output voltage is generated by cascading the two modules of 13-level MLI in series. Figure 9 depicts the 25-level inverter.

Fig. 9 – Hardware result of 25-level MLI.

8. **CONCLUSIONS**

This article proposes a generalized symmetrical MLI topology with reduced switches and sources. A single module with six symmetrical sources and 12 power switches generates the 13-level voltage waveform. The voltage levels have increased by cascading the module in series, which decreases the harmonic levels but increases the complexity of the circuit. The 2-module MLI produces a 25-level waveform. Then, the fault-tolerant capability of MLI has been discussed due to the failure of voltage sources. The comparison analysis section proves the novelty of circuit configuration with recently published topologies. The NVL modulation technique is used to generate gate pulses. The performance parameter values of 13-level MLI are TSV=2.3, $CCpL = 5.1$, $CF(\alpha = 0.5) = 2.4$, $CF(\alpha = 1.5) = 2.9$, $N_{DC}/N_{L} =$ 0.5, N_{GD}/N_L= 0.9, N_S/N_L = 0.9, THD (13-level) = 6.37%, THD (25-level) = 3.26%. Furthermore, the detailed simulation results and the hardware prototype model developed in the laboratory validate the waveform outputs under different load conditions. It is well-suited for renewable solar energy systems and electric vehicle applications.

ACKNOWLEDGMENT

The authors gratefully acknowledge the SSN Educational

Trust for providing the funds to conduct experimental work.

Received on 2 January 2024

REFERENCES

- 1. J. Rodríguez, J.S. Lai, F.Z. Peng, *Multilevel inverters: A survey of topologies, controls, and applications*, IEEE Transactions on Industrial Electronics, **49***, 4,* pp. 724–738 (2022).
- 2. A. Subramanian, J. Raman, N. Pachaivannan, *An efficient hybrid converter for dc-based renewable energy nanogrid systems*, In Rev. Roum. Sci. Techn.- Électrotechn. et Énerg, **66***, 5*, pp. 225-230 (2021).
- 3. M.H. Mondol, S.P. Biswas, M.F. Kibria, M.R. Islam, K.M. Muttaqi, *A new integrated multilevel inverter topology for renewable energy transformation,* Conference Record - IAS Annual Meeting IEEE Industry Applications Society (2021).
- 4. S. Amamra, K. Meghriche, A. Cherifi, B. Francois, *Multilevel inverter topology for renewable energy grid integration*. IEEE Transactions on Industrial Electronics, **64,** *11***, pp.** 8855–8866 (2017).
- 5. M.A. Ilie, D. Floricău, *Grid-connected photovoltaic systems with multilevel converters-modeling and analysis*, In Rev. Roum. Sci. Techn. - Électrotechn. et Énerg, **68**, pp. 77-83 (2023).
- 6. D. Beriber, A. Talha, A. Kouzou, A. Guichi, F. Bouchafaa, *Multilevel inverter for grid-connected photovoltaic systems,* In Rev. Roum. Sci. Techn. - Électrotechn. et Énerg, **67**, pp. 105-110 (2022).
- 7. M. Ali, S. Tayyab, A. Sarwar, A.M. Khalid, A *low switch count 13-level switched-capacitor inverter with Hexad voltage-boosting for renewable energy integration*, IEEE Access, **11**, pp. 36300–36308 (2023).
- 8. K.M. Kim, J.K. Han, G.W. Moon, *A high step-up switched-capacitor 13 level inverter with reduced number of switches.* IEEE Transactions on Power Electronics, **36**, *3*, pp. 2505–2509 (2021).
- 9. M.D. Siddique, P. Sundararajan, P.S.K. Panda, *Reliability assessment of power semiconductor devices for a 13-level boost inverter topology*, IEEE Transactions on Power Electronics, **38**, *6*, pp. 6811–6817 (2022).
- 10. M. Kannan, S. Kaliyaperumal, *A high step-up sextuple voltage boosting 13S-13L inverter with fewer switch count*. IEEE Access, **9**, pp. 164090–164105 (2021).
- 11. V. Anand, V. Singh, *A 13-level switched-capacitor multilevel inverter with single DC source*, IEEE Journal of Emerging and Selected Topics in Power Electronics, **10**, *2,* pp. 1575–1586 (2022).
- 12. N. Sandeep, *A 13-level switched-capacitor-based boosting inverter. IEEE Transactions on Circuits and Systems II: Express Briefs*, **68**, *3* pp. 998–1002 (2022).
- 13. E. Samadaei, M. Kaviani, K. Bertilsson, *A 13-levels module (K-Type) with two DC sources for multilevel inverters*. IEEE Transactions on Industrial Electronics, **66**, *7*, pp. 5186–5196 (2019).
- 14. V. Thiyagarajan, P. Somasundaram, *Design of new symmetrical ninelevel inverter with reduced number of switches,* In Rev. Roum. Sci. Techn. - Électrotechn. et Énerg, **63**, *2*, pp. 196–201 (2018).
- 15. A. Iqbal, M.D. Siddique, B. Prathap Reddy, P.K. Maroti, R. Alammari, *A new family of step-up hybrid switched capacitor integrated multilevel inverter topologies with dual input voltage sources,* IEEE Access, **9,** pp. 4398-4411 (2021).
- 16. S.S. Lee, K.B. Lee, I.M. Alsofyani, Y. Bak, J.F. Wong, *Improved switched-capacitor integrated multilevel inverter with a DC source string*, IEEE Transactions on Industry Applications, **55**, *6*, pp. 7368– 7376 (2019).
- 17. S.P. Gautam, M. Jalhotra, L.K. Sahu, M.R. Kumar, K.K. Gupta, *A survey on fault-tolerant and diagnostic techniques of multilevel inverter*, IEEE Access, **11**, 60866–60888 (2023).
- 18. P. Lezana, J. Pou, T.A. Meynard, J. Rodriguez, S. Ceballos, F. Richardeau, *Survey on fault operation on multilevel inverters. In IEEE Transactions on Industrial Electronics*, **57**, *6*, pp. 2207–2218, (2010).
- 19. D. Ragul, V. Thiyagarajan, *A novel fault-tolerant asymmetrical 21-level inverter topology with reduced components*, In Rev. Roum. Sci. Techn. - Électrotechn. et Énerg, **68**, pp. 201-205 (2023).